Posted:1 week ago| Platform:
Work from Office
Full Time
Role & responsibilities: Extensive hands on and teaching experience on Digital / SV /UVM/ Verilog / VHDL /DFT tools Extensive experience in Back-end design Experience on Mentor Graphics EDA flow is an added advantage Responsible for development and support of Projects. Responsible for Debugging the source codes in Verilog, SV, and UVM. Responsible for Training Delivery and Support Preferred candidate profile Sound Knowledge on Digital / Verilog / VHDL / SV / UVM / DFT / Back-end design 3 to 8 years industry/teaching experience Good communication & presentation skill
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
INR 4.0 - 6.5 Lacs P.A.
INR 3.0 - 6.0 Lacs P.A.
Mumbai, Delhi / NCR, Bengaluru
INR 10.0 - 12.0 Lacs P.A.
Hyderabad
INR 0.6 - 0.8 Lacs P.A.
Chennai
Experience: Not specified
INR 2.5 - 2.75 Lacs P.A.
Mumbai
INR 6.0 - 8.5 Lacs P.A.
Patna, Jorhat, Bijapur
INR 2.0 - 3.5 Lacs P.A.
INR 6.0 - 8.0 Lacs P.A.
INR 5.0 - 10.0 Lacs P.A.