Posted:1 week ago| Platform:
On-site
Full Time
o Job Description: Experience: 4-6years Tapeout experience in block level PnR implementation including synthesis for medium to complex blocks o Good to have experience in TSMC/Intel lower technology node(16/14nm or below) o Experience in independently analyzing/resolving congestion, timing issues and basic understanding of clock tree build o Basic Timing understanding to independently analyze timing paths o Experience in ICC2/Innovus/DC tools, Fusion compiler being added advantage o Basic equivalency check understanding. Good to have Conformal LEC experience. o Should have understanding of basic shell scripting, tool based TCL scripting to automate redundant tasks Show more Show less
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Chennai, Tamil Nadu, India
0.0 - 0.0 Lacs P.A.
Bangalore Urban, Karnataka, India
0.0 - 0.0 Lacs P.A.
Vadodara, Gujarat, India
0.0 - 0.0 Lacs P.A.
Kochi, Kerala, India
0.0 - 0.0 Lacs P.A.
Bangalore Urban, Karnataka, India
0.0 - 0.0 Lacs P.A.