Login to
Please Verify Your Phone or Email
We have sent an OTP to your contact. Please enter it below to verify.
Don't have an account yet? Sign up
Already have an account? Login
Posted:2 weeks ago| Platform: 
Work from Office
Full Time
Role & responsibilities Job Title: RTL Design Engineer Experience: 5+ Years Job Description: We are hiring an experienced RTL Design Engineer to develop synthesizable Verilog/SystemVerilog code for complex SoCs. Candidate should be proficient in logic design, synthesis, and timing closure. Key Skills: RTL Design, Verilog, SystemVerilog, ASIC, SoC, Synthesis, Timing, STA, Lint, CDC
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
INR 1.0 - 3.5 Lacs P.A.
INR 4.2 - 4.87 Lacs P.A.
INR 6.0 - 7.0 Lacs P.A.
Bengaluru
INR 10.0 - 20.0 Lacs P.A.
INR 2.4 - 3.0 Lacs P.A.
Pune, Mumbai (All Areas)
Experience: Not specified
INR 0.5 - 0.6 Lacs P.A.
INR 2.0 - 2.25 Lacs P.A.
Patancheru
INR 2.5 - 4.5 Lacs P.A.
Kochi
INR 4.0 - 5.0 Lacs P.A.
Experience: Not specified
INR 1.0 - 5.0 Lacs P.A.
