Job Description

Role & osition: Sr vefication engg 1 position exp - 7-10 yrs SV & UVM method, verilog simulation, exp in memory (Not theoretical, BUT practical)- really great SRAM DRAM - v good prf - Masters degree, graduate also ok. gate level simulation, AMS skills good to have Cadence, VCS - normal verification Mentor experience required, not team lead TMSC not required preference will be given to SPICE simulation No protocols required– should be a able to write a test plan, test bench Knowledge on Pearl can be alternative to PLI coding responsibilities Preferred candidate profile Perks and benefits